Abstract-Basic principles of implementing the most fundamental computing functions by chaotic elements are described. They provide a theoretical foundation of computer architecture based on a totally new principle other than silicon chips. The fundamental functions are: the logical AND, OR, NOT, XOR, and NAND operations (gates) and bit-by-bit arithmetic operations. Each of the logical operations is realized by employing a single chaotic element. Computer memory can be constructed by combining logical gates. With these fundamental ingredients in hand, it is conceivable to build a simple, fast, yet cost effective, general-purpose computing device. Chaos computing may also lead to dynamic architecture, where the hardware design itself evolves during the course of computation. The basic ideas are explained by employing a one-dimensional model, specifically the logistic map.
the element. Desirable input-to-output mapping can be achieved by utilizing the complex dynamics of the individual elements, as well as their interactive couplings and adaptive processes, implemented in particular as a threshold mechanism.
In general, the study of chaotic systems, or chaos in short, has attracted much attention for the past 30 years or so. Chaos represents a deterministic dynamical system that is nonlinear, sensitive to initial conditions (the so-called butterfly effect), and exhibits sustained irregularity. A simple example of a chaotic system is a pseudo-random number generator. It employs a nonlinear deterministic equation such as x n+1 = cx n modulo m, where c and m are constants. Although this underlying rule is simple, the resulting solutions, i.e., the pseudorandom numbers, are very irregular (the more irregular, the better the random numbers). Also, a small change in the initial condition (seed) can yield a significantly different sequence of random numbers. We exploit these unique characteristics of chaotic systems to implement chaos computing as we will see.
Chaos is all around us and found in many disciplines, such as physics, chemistry, biology, medicine, and engineering. For example, chaotic phenomena are found in lasers, electronic circuits, chemical systems, brains and hearts. Many researchers have worked in the field because of both theoretical and practical importance of the subject, and challenging and fascinating features of extreme nonlinearity [10] , [11] . In particular, a recurring theme of research into chaotic systems over the last decade has been that chaos provides flexibility in the performance of natural systems and provides such systems with a rich variety of behaviors that can be utilized for improved performance. Successful implementations of this concept have included the exploitation of chaotic behavior for control [12] , synchronization [13] , [14] , encoding information [15] , and communications [16] .
In this brief, we will show how we can directly implement the most fundamental computer functions by chaotic elements. In particular, we will illustrate: 1) the basic logical operations, AND, OR, NOT, XOR (Exclusive OR), and NAND (NOT AND) gates; 2) bit-by-bit arithmetic operations such as addition; and 3) construction of computer memory based on integrated-circuit design. These three types of items are necessary and sufficient ingredients of the most basic components to build a computer. This brief lays out the first major step of theoretical foundations of the chaos computer. The general nature of the technique will allow a universal form of computing, rather than a narrowly specialized problem domain. With abundant chaotic systems in engineering and nature, this may lead to a simple, yet very fast and cost effective computer. The basic ideas are explained by employing a one-dimensional (1-D) model, specifically the logistic map. Extensions to higher dimensional models are discussed in separate papers [17] , [18] .
We note that the basic logical operations, AND, OR, NOT, XOR, and NAND, can be constructed by combining the NOR operation proposed in [8] , [9] . For example, the AND operation can be realized by AND(X; Y ) = NOR(NOR(X; X ), NOR(Y; Y )). However, such conversion processes are inefficient in comparison with the direct implementation of the AND operation, considering perhaps such operations may be performed billions of times. The direct implementation of each logical operation discussed in this brief, whichever employed, will guarantee the best efficiency for that operation. We also note that once we achieve bit-by-bit arithmetic addition, other types of bit-by-bit operations can be implemented as derivatives of addition. For example, subtraction can be done as the 2-s complement operation 1057-7122/02$17.00 © 2002 IEEE of addition; multiplication can be done as repeated addition, and division as repeated subtraction.
II. BASIC LOGICAL OPERATIONS (GATES) WITH CHAOTIC ELEMENTS
As shown in Fig. 1(a) (1, 0) . Also shown in Fig. 1(c) is configuration for bit-by-bit arithmetic addition, which will be discussed later. In this configuration, two chaotic elements are employed; there are two external inputs, I In this brief, is a positive constant derived during a process in chaotic dynamical systems, and will be explained later. The interpreted and actual values are somewhat analogous to logical and physical values in conventional computers. The logical 0 and 1 may correspond to electric voltage or current, which assumes a value other than 0 and 1 of a physical device. In our implementation, we demand that the relationships between interpreted and actual values will be uniform for both input and output, as well as among the various logical operations such as AND, OR, etc. This requires that constant assumes the same value throughout a network of chaotic elements for any input and output value combinations. This will allow the output of one gate element to easily couple to another gate element as input, so that gates can be "wired" directly into gate arrays implementing compounded logic operations. With this conversion from interpreted to actual, the truth table for our basic logical operations can be defined. For example, for two inputs (X 1 , X 2 ), there are four possible input value combinations: (X1, X2) = (0, 0), (0, ), (, 0), (, ). The corresponding outputs for, for example, the AND gate should be 0, 0, 0, . Our problem is to design chaotic elements that perform these desired logical operations, that is, elements that yield appropriate output for given input.
Each element is a small chaotic dynamical system-a "chaotic chip" or "chaotic processor" so to speak. It changes its state x internally based on a chaotic function f (x). More specifically, xn, the x value at discrete time n, determines x n+1 , the x value at discrete time n + 1, as x n+1 = f (x n ). This can further be extended to later time steps, as for example, xn+2 = f (xn+1) = f (f (xn)) = f 2 (xn), and so on, or, without writing a specific time, we can say that if the state is x at a certain time, it will change to f (x) at the next time step. We use these two representations, xn+1 = f (xn) and x ! f (x), interchangeably. The element can also accept inputs from outside and add the input to the internal chaotic state. Finally, the element can emit a signal to outside as its output based on its state. More specifically, given a threshold value x 3 , if f (x) x 3 no external output, i.e., Z = 0; otherwise Z = f (x) 0 x 3 will be emitted to outside. Utilizing all these characteristics plus the chaotic behavior of function f (x) itself, we implement the fundamental logical operations as follows in three steps.
Step 1) Initialization of the state to x 0 and addition of external inputs x = x 0 + X 1 + X 2 for the AND, OR, XOR, and NAND operations;
x = x 0 + X for the NOT operation.
Step 2) Chaotic update: x ! f (x), where f (x) is a chaotic function.
Step 3) Threshold mechanism to obtain output, i.e., the output Z is
Having laid out our three-step procedure for a chaotic element, the next step is to design our system in such a way that it yields the desired input-to-output mapping. More specifically, given a chaotic function f (x), we want to have the three parameters, , x0, x 3 , to be consistent with the procedure and also to achieve the required mapping. Take, for example, the case of Z = AND (X 1 , X 2 ). There are four possible input value combinations: (X1, X2) = (0, 0), (0, ), (, 0), (, ), which should yield outputs of: 0, 0, 0, , respectively. For our current purpose, however, only the following three cases are sufficient, combining the second and third input combinations, (0, ) and (, 0), into Case 2).
Case 1) Both X 1 , X 2 are 0. In this case, x in Step 1) is x 0 + 0 + 0 = x 0 , and f (x) in Step 2) is f (x 0 ). Since Z in Step 3) should be 0 in this case, we must have f (x0) x 3 .
Case 2) One of X 1 , X 2 is 0, the other , i.e., (X 1 , X 2 ) = (0; ) or (, 0). In this case, x in Step 1) is x0 + , and f (x) in Step 2) is f (x 0 + ). Since Z in Step 3) is 0 in this case for AND, we must have
Case 3) Both X1, X2 are . In this case, x in Step 1) is x0 + 2, and f (x) in Step 2) is f (x 0 + 2). Since Z in Step 3) is in this case, first we must have f (x 0 + 2) > x 3 . Furthermore, f (x) 0 x 3 = f (x0 + 2) 0 x 3 must end up with the value of > 0 consistent with the value of in other places. Combining these two requirements, we write condition for Case 3) to be f (x 0 + 2) 0 x 3 = .
It is necessary to have all the three conditions, f (x0) x 3 , f (x0 + ) x 3 , and f (x 0 + 2) 0 x 3 = , to be satisfied simultaneously to implement Z = AND (X 1 , X 2 ), since mapping from (X 1 , X 2 )
to Z must hold for all combinations of (X1, X2). Conversely, when these three conditions are satisfied, Z = AND (X 1 , X 2 ) holds. That is, the three conditions are necessary and sufficient for Z = AND (X 1 , Table I , a summary of necessary and sufficient conditions to be satisfied by each of the operations:
As noted earlier and in Table I , we demand to be a common positive constant for all the operations so that an output from one gate can directly be fed into another gate as input. On the other hand, x0 and x 3 differ among the operations, although the same symbols are used for simplicity. In this context, x 0 and x 3 for AND, for example, can be denoted as xAND; 0 and x 3 AND .
We also note that the conditions imposed in Table I are looser constraints than the ones where the inequalities were replaced with equations. Typically, we may start selecting function f (x). This may be determined by characteristics of a physical device for actual implementation. Given a specific function, we may search for solutions in terms of , since this must be a constant throughout all the operations. We determine a pair of (x 0 , x 3 ) for each of the operations consistent with , where may have to be chosen appropriately so that solutions for all operations exist. We note that our computing scheme under many chaotic systems will be robust for background noise.
III. CASE STUDY: THE LOGISTIC MAP
A basic procedure to construct logical gates using chaotic elements is prescribed in the previous section. In this section, we apply the procedure for a specific chaotic function called the logistic map. In this way, the scheme will be clearer. We also consider specific numeric examples.
The general form of the logistic map is given by the following equation:
f (x) = rx(1 0 x); 0 < r 4:
(1) This is a well-known 1-D function for its historic background and the chaotic characteristics it can exhibit despite its simplicity [10] . The behavior of the steady-state solution of this map depends on the value of parameter r. For 0 < r < 1, the steady-state solution is 0; for 1 r < 3, a fixed point; for 3 r < 3:57, periodic; and finally for 3:57 r 4, chaotic. One can test out easily how the steady-state solutions of (1) are chaotic, i.e., the successive values of x are very irregular and a small change in the initial condition yields a significantly different sequence of x, somewhat similar to the pseudo-random numbers discussed before. This map has widespread relevance to physical and biological chaotic phenomena. For example, electrical circuits and nonlinear oscillators can exhibit such phenomena. In the following, we consider a special case of the logistic map by selecting r = 4. Although other values of r close to 4 can also be used, r = 4 guarantees that the function is chaotic
Under this consideration, the expressions in Table I become 
Numeric Examples
We select the constant , common to both input and output and all logical gates, to be 1/4. For AND operation, for example, selecting x 0 = 0 and x 3 = 3=4 suffices the three conditions given in Table I as follows:
f (x0 + 2) 0 x 3 = f (1=2) 0 3=4 = 1 0 3=4 = 1=4 = : (5) 
IV. BIT-BY-BIT ADDITION AND MEMORY
We can directly obtain bit-by-bit arithmetic addition from two chaotic elements using the gate implementations discussed above. This is the most fundamental form of arithmetic operation. Other types of arithmetic operations can then easily be performed using this basic addition or similar operation. For example, addition of larger numbers (e.g., addition of two 32-b numbers) can be carried out by extending the bit-by-bit operation to higher number of bits. Subtraction can be done as addition of the complement numbers. Multiplication can be achieved as repeated addition or its variations; similarly, division can be done as repeated subtraction.
In Fig. 1(c) , I 1 and I 2 are the two binary numbers to be added and O 1 is the first (rightmost) digit of the sum, and O 2 is the carry of the answer to the next digit. These values can easily be determined by employing the operations discussed above as: O 1 = XOR (I 1 , I 2 ) and O 2 = AND (I 1 , I 2 ). Furthermore, using logical operations such as AND, computer memory based on integrated circuits can be constructed. Such memory architecture is based on flip-flops, which in turn are built by combining logical gates [19] , [20] .
V. IMPLEMENTATION
Successful employment of chaos computing requires two major steps: 1) development of a theoretical foundation and 2) physical implementation.
Step 1) is the major focus of this brief. We will defer most of Step 2) principally because it involves extensive issues very specific to the nature of the chaotic system employed. Since chaotic systems can range from electronic and optical to biological it is not possible to discuss all these very different implementation scenarios here. While this brief has laid down the general framework it is well beyond its scope to discuss specific implementations comprehensively as well. We note that, in general, certain time lags between development of fundamental theories and implementation are very common, particularly for totally new ideas. In the following, we will only sketch some major implementation issues and their possible future directions.
We start with discussing the current state of characterizing chaotic systems and communicating with them. "Communicating" here means to input controlled signals (for example, in form of a wave of electrical and laser pulses) into a chaotic system with appropriate parameter setting, then detect output signals (for example, optical, electric, etc.) transmitted from the system. This is exactly the basis of the idea of chaos computing too. There have been several reports of controlled use of various chaotic physical devices. For instance, chaotic electrical circuits have been extensively characterized and used for communications (see [21] for a review). Chaotic lasers too have been widely reported. For example, Weiss et al. reported an exact correspondence between the far-infrared megaherz ammonia laser and a chaotic Lorenz-like system [22] , [23] , and more recently, Van Wiggeren et al. demonstrated communication with chaotic lasers [16] . In short, such wide ranging experiments with chaotic systems suggests that the chaotic computing schemes discussed in this brief will be feasible.
Future tasks and possibilities include the following.
1) Selection and design of the electro physical system:
There are abundant physical system candidates for chaos computing, such as electrical circuits and nonlinear oscillators mentioned above. In general, selecting appropriate forms of input and output and a material of the system element may require extensive search and experiment. For example, ultrafast semiconductor lasers may be considered as candidates for all-optical implementations of chaos computing. The frequency and intensity of the laser beam may depend on what material is used as the system element.
2) The scale of the system: Chaotic systems may be realized at various scales such as macroscopic, microscopic and nanoscale. At macroscopic level, each system is at a visible scale, say, 1 mm to 10 cm. A system of this size may be easy to deal with, thus it may give a good starting point. The system can conceivably be much smaller than the macroscopic level, for example, at the order of a micron or 10 06 to 10 07 m. It can be further smaller at, for example, molecular level (10 09 m) or at the atomic level (10 010 m). Of course, how to deal with a chaotic system of this scale itself is a major issue. For the past couple of years, there has been significant development on nanotechnology [7] . Chaos computing at microscopic and nanoscale levels will be closely related to nanotechnology. In addition to the problem of dealing with manipulation of the chaotic element of this size, quantum effect would have to be considered at the nanoscale level. Such a scheme may overlap on both chaos and quantum computing.
3) Fabrication of chaotic computing networks: For an experimental study of the above two items, we may start with a system consisting of a single chaotic element for simplicity. The next phase will be a network of multiple chaotic elements. How to connect and operate on these elements, i.e., the system architecture, will be the next major problem.
It is not appropriate to discuss a specific order of expected computing speed in detail at this incipient stage. However, it is conceivable that choosing fast chaotic dynamics, such as ultra-fast optical components operating in the gigahertz or terahertz regime, will enhance computational speeds beyond those currently available. For instance, in principle, using semiconductor lasers or fiber lasers yielding chaotic sub nanosecond/picosecond pulses, one could perhaps reach speeds of 10 10 to 10 12 logic operations per second [24] , [25] . It is premature at this stage to make exact comparisons with other computing paradigms. The latter point is also true to some extent in other new computing paradigms such as DNA and quantum. That is, which computing paradigm is superior to which one in what application domains is still an unsettled question.
VI. DYNAMIC ARCHITECTURE
It turns out that chaos computing can have a unique feature called dynamic architecture. Imagine a chaotic computing physical system, which is the "hardware." Because of the characteristics of chaos, we can achieve various logic gates, adders and memory as discussed in this brief by applying small changes to the parameters on the same hardware. The flexibility of achieving various operation types by chaos computing may lead to several new computing architecture concepts. Almost all other computing paradigms do not have such flexibility, which may be termed as static architecture. For example, most gates are currently built as fixed hardware on a silicon chip and cannot be changed to other logic gates.
One exception to this is the architecture generally called field-programmable gate array (FPGA). There are several different types for FPGA architectures. One type employs fuses and antifuses as switches to make or break circuit connections for one-time programming [26] . We may call this type one-time configurable architecture. In some other FPGA one can set a specific architecture configuration every time it is used on the same hardware. We may call this multi-time configurable architecture. Furthermore, some of more recent FPGA systems allow the hardware changes or evolves during computation, by "rewiring" tiles or computer elements [27] . Generally, systems that change their hardware configurations during the course of computation can be termed as dynamic architecture. In particular, the last example may be called dynamic rewiring architecture.
Chaos computing is particularly apt to all these types of variable architectures because of its flexibility for changing logic gates by slightly modifying its parameter values. Note that in chaos computing the architecture can be modified by changing the type of each gate, for example, from an AND gate to an OR gate, rather than rewiring the circuit during computation. Such scheme by chaos computing may be called dynamic logic architecture. Let G0 be a specific chaos computing network configuration at time 0. It can be changed to another configuration G 1 during computation. It can further be changed to another configuration G2, and so on. Such configuration changes can be implemented either by a predetermined schedule, predetermined dynamic logic architecture, or by the outcome of computation, outcome-dependent dynamic logic architecture.
In the context of computation this scheme of changing the types of gates during computation may appear strange. One analogy may be to computer languages which allow program changes during execution. Conventional languages such as Fortran and C do not allow program changes during execution. So-called symbolic languages however, such as Prolog and Lisp, typically employed in artificial intelligence, allow program changes during execution. In this context, chaos computing is analogous to symbolic languages while other common computing paradigms can best be compared to conventional languages. Practical applications of such form of dynamic architecture are yet to be explored, but certainly this will open up a totally new concept of computing architecture.
VII. DISCUSSION
One of the most common questions concerning chaos computing is the cost associated with the computation. We can consider two kinds of cost: one is the "construction cost" of a physical device, and the other the "operational cost." It is premature to make any concrete discussion on either type of cost without a specific implementation scenario. However, we think that chaos computing in general will be relatively cost effective for the following reasons. First, we have many potential chaotic systems to choose from, considering the cost, speed, and so on. For the construction cost, chaos computing will likely not have to rely on extraordinary environments such as extreme low temperature, high pressure, high magnetic field, etc. For example, generating a laser beam in general is inexpensive (e.g., a CD drive). The operational cost should not be significant either. The reason is that the device is intrinsically a chaotic physical system, a feature that is at the heart of the chaos computing idea. For the example discussed here it means that the state of the device is naturally updated according to the given function f(x) in Table I . So Step 2) of the implementation takes place automatically and does not present additional computation overheads, an advantage that conceivably hold for Step 3) of the threshold mechanism.
The basic idea here then, is not to expend effort and energy trying to eliminate the complicated inherent dynamics, but to exploit it instead. The intrinsic dynamics of our components then need not be forced into unnatural patterns such as standard square wave pulses but allowed to operate with their natural dynamics to perform operations. This makes for possibly more robust and cost-effective system behavior. In some sense the knowledge of the dynamics has allowed us to reverse engineer and obtain what must be done in order to select out the natural temporal patterns emulating the different gates. The proposed methods (which constitute a nonfeedback control, utilized as a programming scheme) once designed, needs no further run-time effort.
Another common question is why employ chaos. Precisely speaking, what is crucially needed is a dynamical device whose state evolution is characterized by a strongly nonlinear function. This is true in chaotic physical systems and so they are natural candidates for the scheme. Importantly note that this computing scheme yields the outputs for all the different gates for all sets of inputs from the same physical element, i.e., using the same updating function. This can only be achieved through strongly nonlinear (thus typically chaotic) characteristics.
In this brief we focus on sequential computing employing a chaotic element with one variable x. This can be extended to parallel computing by various schemes. One approach is basically the same as many traditional parallel computers-execute many "processors," in this case chaotic elements, at the same time. By simultaneously executing L chaotic elements, parallelism of degree L can be achieved. Another approach is to utilize the high dimensionality, or the number of variables, associated with some chaotic systems. For example, three variables are associated with the far-infrared ammonia laser described in the previous section. The normalized amplitude of electric field, the atomic polarization, and the normalized inversion can be assigned as x 1 , x 2 and x3, respectively. This specific system can implement parallelism of degree 3. In general, a system with n variables can implement parallelism of up to degree n. There are systems as high as n = 120; for example, certain neuronal cells can be realistically described by 120 variables [28] , [29] . Furthermore, by combining the above two schemes in a hybrid approach with L n-dimensional elements, we can achieve parallelism of degree nL [17] , [18] .
The technique described here is universal in that it allows construction of a general-purpose computer for a wide spectrum of applications, rather than a machine for a narrowly specialized problem. This architecture may be particularly fit for simulation of chaotic phenomena such as weather forecasting or biomedical problems such as the analysis of the brain and heart. Harnessing some of the abundant chaotic phenomena in engineered and natural systems for the development of a simple, fast and cost-effective chaotic computer will be an exciting endeavor.
